

Compal confidential

Schematics Document


Mobile Penryn uFCPGA with Intel
Cantiga_GM+ICH9-M SFF core logic

SKYY

2007-10-26

機 密	等級	硬體二部
	產出人員	
	產出日期	
	解密日期	


Security Classification		Compal Secret Data		Title		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Cover Sheet		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-4021P	0.1
				Date:	Monday, October 29, 2007	Sheet




Voltage Rails (O MEANS ON X MEANS OFF)

<div>power plane</div> <div>State</div>	+B	+5VALW +3VALW +3VM +1.05VM	+1.8V	+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE +0.9V
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Symbol Note :

 : means Digital Ground

 : means Analog Ground

@ : means just reserve , no build
CONN@ : means ME part.
45@ : means install after SMT.


SMBUS Control Table

	SOURCE	INVERTER	BATT	SERIAL EEPROM	THERMAL SENSOR (CPU)	SODIMM	CLK CHIP	MINI CARD	LCD
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X
SMB_CK_CLK1 SMB_CK_DAT1	ICH9	X	X	X	X	V	V	V	X
LCD_CLK LCD_DAT	Cantiga	X	X	X	X	X	X	X	V

I2C / SMBUS ADDRESSING


DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List	
				Size Custom	Document Number LA-4021P Rev 0.1
Date:				Monday, October 29, 2007	Sheet 3 of 45




layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0





Resistor placed within 0.5" of CPU pin.Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.

Cause CPU core power change to 1 phase, and not need support the pin, leave it as TP. 10/02



Length match within 25 mils. The trace width/space/other is 20/7/25.







U1F
PENRYN SFF_UFCBGA956


Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date		2006/02/13	Deciphered Date	2006/03/10	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				<i>Penryn(3/3)-Power</i>	
Size	Document Number			Rev	
Custom	LA-4021P			0.1	
Date:		Monday, October 29, 2007		Sheet	6 of 45




R251 1 2 @1K_0402_5%



Modify in 9/26




Layout Note: V_DDR_MCH_REF trace width and spacing is 20/20.




Del R48. 9/27

Layout Note:
H_RCOMP / H_VREF / H_SWNG
trace width and spacing is 10/20



Security Classification	Compal Secret Data		Compal Electronics, Inc. Cantiga(1/6)-AGTL/DMI/DDR	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title Cantiga(1/6)-AGTL/DMI/DDR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Document Number LA-4021P	Rev 0.1
			Date: Monday, October 29, 2007	Sheet 8 of 45




DDR SYSTEM MEMORY A





DDR SYSTEM MEMORY B


Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4021P
Date:	Monday, October 29, 2007	Sheet	9	of	45



CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The iTPM Host Interface is enable 1 = The iTPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 =(TLS)chipser suite with no confidentiality 1 =(TLS)chipser suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation,Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.









Security Classification		Compal Secret Data		Compal Electronics, Inc. Cantiga(6/6)-PWR/GND	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4021P
				Date: Monday, October 29, 2007	Rev 0.1
				Sheet 13 of 45	

9 DDR_A_DQS#[0..7]
 9 DDR_A_D[0..63]
 9 DDR_A_DM[0..7]
 9 DDR_A_DQS[0..7]
 9 DDR_A_MA[0..14]



Layout Note:
Place near JP36



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V




Layout Note:
Place these resistor closely JP9, all trace length Max=1.5"





Security Classification				Compal Secret Data				Title			
Issued Date				2006/02/13				Deciphered Date			
				2006/03/10				2006/03/10			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DOCUMENT IS THE PROPERTY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. AND MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.								7			
Date:				Monday, October 29, 2007				Sheet 14 of 45			

- 9 DDR_B_DQS#[0..7]
- 9 DDR_B_D[0..63]
- 9 DDR_B_DM[0..7]
- 9 DDR_B_DQS[0..7]
- 9 DDR_B_MA[0..14]


Layout Note:
Place near JP34



Layout Note:
Place one cap close to every 2 pullup
resistors terminated to +0.9V




Layout Note:
Place these resistor
closely JP10,all
trace length Max=1.5"




Security Classification			Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR ANY OF ITS R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-4021P	0.1
				Date:	Monday, October 29, 2007	Sheet 15 of 45

CRT Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/02/13	Deciphered Date	2006/07/26	Title CRT Connector		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				LA-4021P		
				Date: Monday, October 29, 2007		
				Sheet	17	of 45





LCD/PANEL BD. CONN.




LCD POWER CIRCUIT




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-4021P	Rev 0.1
				Date: Monday, October 29, 2007	Sheet 18 of 45





Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/03/10	LEDs & LID	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Monday, October 29, 2007
				Sheet	19 of 45




A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enble High= Default *




Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI *
1	0	PCI
1	1	LPC







ICH_RSVD	HDA_SDOUT_CODEC	Description
0	0	RV
0	1	XOR
1	0	Normal (D)
1	1	PCIE Bit1

XOR CHAIN ENTRANCE STRAP:RSVD










SATA CD-ROM Connector

JP9 OCTEK SAT-22DE1G_NR-'SUYIN_127059FR022S3052L





1.8" SATA HDD CONN








Security Classification	Compal Secret Data	
Issued Date	2006/02/13	Deciphered Date
		2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		Title
Size		Document Number
Custom		LA-402IP
Date:	Monday, October 29, 2007	Sheet 21 of 45






ACBS is built into Nineveh, so reserve these parts for test.
(9/4)




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2006/02/13				Title			
Deciphered Date				2006/07/26				Intel 82566 Nineveh			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
								LA-4021P			
								Rev			
								0.1			
Date:				Monday, October 29, 2007				Sheet			
								24 of 45			

LAN status/link level shift. 9/21





```
| Delete all termination cause they are already inside BOAZMAN. 9/28
```

Swap P & N. 10/09




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/02/13	Deciphered Date	2006/07/26	Title Magnetic & RJ45		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number LA-4021P	Rev 0.1
				Date:	Monday, October 29, 2007	Sheet 25 of 45


Express Card Slot



Mini-Express Card--WWAN




ACCELEROMETER




Security Classification		Compal Secret Data		Title	
Issued Date	2005/05/26	Deciphered Date	2006/07/26	WLAN&WWAN Mini-Card/Accelerometer	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-4021P	
				Date	Monday, October 29, 2007
				Sheet	26 of 45

AMP. FOR INTERNAL SPEAKER

TPA6044 no longer needed. So delete BOM options & co-layout components for TPA6044. SGND and SGND1 nets can also be deleted. Only TPA6041 will be supported. 9/5



Delete PCM_SPK, Q32, R407, C387, R409. Leave circuitry to support SB_SPKR. 10/8



Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-4021P	Rev 0.1
				Date: Monday, October 29, 2007	Sheet 28 of 45

[illegible]

MDC 1.5 Conn.

21 AC97_SDOUT_MDC

21 AC97_SYNC_MDC

21 AC97_SGIN1

21 AC97_RST#_MDC

R469 33.0402 5%

JP24 CONN@ ACES 88025-120L_12P

+3VS

R470 0.0402 5%

C458 0.1uF 0402 25V8K

AC97_BITCLK_MDC 21

Change design at 10/12.

RJ-11 Conn.

JP25

MOD_RING

MOD_TIP

G1

G2

CONN@ ACES_88266-02001

C459 220P_1808_3KV

C460 220P_1808_3KV

JP26

MOD_TIP


MOD_RING


GND

GND

CONN@ ACES_85204-02001_2P

INT_KBD_CONN.

33 KSO[0..11]  KSO[0..11]

33 KSI[0..7]  KSI[0..7]

JP22

Pin	Signal
1	KSO11
2	KSO0
3	KSO2
4	KSO5
5	KSI D 14
6	KSI D 8
7	KSI D 12
8	KSI D 10
9	KSI D 0
10	KSI D 4
11	KSI D 2
12	KSI D 3
13	KSO3
14	KSO6
15	KSO4
16	KSO7
17	KSO6
18	KSO10
19	KSO1
20	KSI D 5
21	KSI D 6
22	KSI7
23	KSI D 13
24	KSI D 11
25	KSI D 9
26	KSO9
27	KSO9
28	LEFT
29	RIGHT
30	
31	GND1
32	GND2

CONN@_HRS_FH28-60(30)SB-1SH(86)

CP1

Pin	Signal
1	KSO11
2	KSO0
3	KSO2
4	KSO5
5	
6	
7	
8	

@100P_1206_8P4C_50V8

CP2

Pin	Signal
1	KSI D 3
2	KSO3
3	KSO8
4	KSO4
5	
6	
7	
8	

@100P_1206_8P4C_50V8

CP3

Pin	Signal
1	KSI D 14
2	KSI D 8
3	KSI D 12
4	KSI D 10
5	
6	
7	
8	

@100P_1206_8P4C_50V8

CP4

Pin	Signal
1	KSO7
2	KSO6
3	KSO10
4	KSO1
5	
6	
7	
8	

@100P_1206_8P4C_50V8

CP5

Pin	Signal
1	KSI D 0
2	KSI D 4
3	KSI D 2
4	KSI D 1
5	
6	
7	
8	

@100P_1206_8P4C_50V8

CP6

Pin	Signal
1	KSI D 5
2	KSI D 6
3	KSI D 13
4	
5	
6	
7	
8	

@100P_1206_8P4C_50V8

CP7

Pin	Signal
1	KSI D 11
2	KSI D 9
3	KSO9
4	
5	
6	
7	
8	

@100P_1206_8P4C_50V8

D21

Pin	Signal
1	KSI0
2	KSI D 0
3	KSI D 8

DAP202U_SOT323-3 D23

D22

Pin	Signal
1	KSI1
2	KSI D 1
3	KSI D 9

DAP202U_SOT323-3 D25

D24

Pin	Signal
1	KSI2
2	KSI D 2
3	KSI D 10

DAP202U_SOT323-3

D20

Pin	Signal
1	KSI3
2	KSI D 3
3	KSI D 11

DAP202U_SOT323-3 D22

D21

Pin	Signal
1	KSI4
2	KSI D 4
3	KSI D 12

DAP202U_SOT323-3 D24

D22

Pin	Signal
1	KSI5
2	KSI D 5
3	KSI D 13

DAP202U_SOT323-3 D26

D23

Pin	Signal
1	KSI6
2	KSI D 6
3	KSI D 14

DAP202U_SOT323-3

Power button

The diagram illustrates the internal circuit of a power button. It features a 4-pin switch (SW1) that, when pressed, completes a circuit from a +3VL supply through a 100kΩ resistor (R472) and a 10V4Z capacitor (C463) to the input of a 74LVC1G14 inverter (U20). The inverter's output passes through another 100kΩ resistor (R473) and a 10V4Z capacitor (C464) to the gate of a 2N7002 MOSFET (Q38). The MOSFET's source is grounded, and its drain is connected to a +3VALW supply via a 100kΩ resistor (R471). This drain connection also serves as the signal path to the ON/OFFBTN_KBC# 33 pin. Additionally, the MOSFET's drain is connected to an optocoupler (D28, CH75TH40-SC76), which provides isolation and signal to the ON/OFFBTN# 22 pin.

TrackPoint CONN. T/P BOARD.

The diagram illustrates the electrical connection between the TrackPoint connector and the T/P board. The TrackPoint connector (JP27) is an 8-pin connector with the following pin assignments:




- Pin 1: RIGHT
- Pin 2: LEFT
- Pin 3: SP_CLK
- Pin 4: SP_DATA
- Pin 5: (unlabeled)
- Pin 6: (unlabeled)
- Pin 7: (unlabeled)
- Pin 8: (unlabeled)

The T/P board (JP28) is a 6-pin connector with the following pin assignments:


- Pin 1: TP_CLK
- Pin 2: TP_DATA
- Pin 3: (unlabeled)
- Pin 4: (unlabeled)
- Pin 5: (unlabeled)
- Pin 6: (unlabeled)

The diagram also shows a 5V power supply connected to the TrackPoint connector (pin 8) and the T/P board (pin 6). A 0.1uF capacitor (C462) is connected between the 5V supply and the TrackPoint connector (pin 8). A diode (D39) is connected between the T/P board (pin 3) and the 5V supply.

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> <i>MDC/KBD/ON OFF/LID</i>		
Issued Date	2005/03/10	Deciphered Date	2006/03/10			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				Size		
				Date:		
				Document Number	Rev	
				LA-4021P	0.1	
				Monday, October 29, 2007	Sheet 30 of 45	





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2006/02/13				Title			
Deciphered Date				2006/07/26				USB & BT Connector			
Size				Document Number				Rev			
Date				Monday, October 29, 2007				Sheet 31 of 45			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-4021P				0.1			






Security Classification		Compal Secret Data		Title	
Issued Date	2006/02/13	Deciphered Date	2006/07/26	KBC1091	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-4021P	Rev 0.1
				Date	Monday, October 29, 2007
				Sheet	33 of 45


DOCKING CONNECT






Del R610, Q43. 10/24



9/21



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title	DOCK CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-4021P
				Date	Monday, October 29, 2007
				Sheet	34 of 45
				Rev	0.1




Del LAN reset schematic. 9/26


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/05/26	Deciphered Date	2006/07/26	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				POK CKT	
Size	Document Number	Rev		Date	
	LA-4021P	0.1		Monday, October 29, 2007	
Sheet		35		of 45	

Modify at 7/31 after discuss with power team.


+1.05VM to +VCCP Transfer




+3VALW to +3VM_WOL Transfer




Discharge circuit-2 for V-M




+3VALW to +3VS Transfer




+3VALW to +3VM Transfer




+5VALW to +5VS Transfer




Design Change at 9/14.




Discharge circuit-1









PH1 under CPU botten side :
CPU thermal protection at 90 +-3 degree C
Recovery at 47 +-3 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/03/10	Deciphered Date	2006/03/10	Title	BATTERY CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-3261P UMA
				Date:	Monday, October 29, 2007
				Sheet	37 of 45




Security Classification		Compal Secret Data		Title	
Issued Date	2005/03/01	Deciphered Date	2006/03/01	3.3V / 5V	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number LA-3261P UMA
				Date Monday, October 29, 2007	Rev 0.1
				Sheet 39	of 45



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.8VP/0.9VSP/2.5VSP	
Size		Document Number		Rev	
		LA-3941P		0.1	
Date:		Monday, October 29, 2007		Sheet	40 of 45

2007/9/27



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2005/03/10	Deciphered Date	2006/03/10		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					VCCGFX				
					Size	Document Number		Rev	
					B	LA-326IP UMA			
					Date:		Monday, October 29, 2007	Sheet	43 of 45

Title <Title>			
Size Custom	Document Number A-3941P		Rev 0.1
Date:	Monday, October 29, 2007	Sheet	44 of 45

[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc. Changed-List History-1	
Issued Date	2006/02/28	Deciphered Date	2007/02/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR EXPOSED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-3732P
					Rev 0.2
				Date:	Monday, October 29, 2007
				Sheet	45 of 45